Chapter in progress
What this chapter will cover
- Global and detailed routing
- Metal layers and preferred directions
- Design rules and DRC convergence
- Crosstalk and signal integrity
- Antenna effects
Full chapters are ready for Logic synthesis, Placement and Clock tree synthesis.